A theoretical model of flatband voltage (V FB ) of metal/high-k/SiO 2 /Si stack is proposed based on band alignment of entire gate stack, i.e., the V FB is obtained by simultaneously considering band alignments of metal/high-k, high-k/SiO 2 and SiO 2 /Si interfaces, and their interactions. Then the V FB of TiN/HfO 2 /SiO 2 /Si stack is experimentally obtained and theoretically investigated by this model. The theoretical calculations are in good agreement with the experimental results. Furthermore, both positive V FB shift of TiN/HfO 2 /SiO 2 /Si stack and Fermi level pinning are successfully interpreted and attributed to the dielectric contact induced gap states at TiN/HfO 2 and HfO 2 /SiO 2 interfaces.
Introduction
The flatband voltage (V FB ) tuning is one of the most important issues of metal oxide semiconductor (MOS) device with high-k/metal gate stack. In the literature, the V FB of MOS stack with metal/high-k/SiO 2 /Si structure is given as [1] [2] [3] [4] V FB = − Q SiO 2 ,Si EOT 
where EOT is the equivalent oxide thickness of the entire highk/SiO 2 stack; φ ms is the vacuum workfunction difference between metal gate and Si substrate; Q SiO 2 ,Si and Q high−k,SiO 2 are the areal charge densities (per unit area) at SiO 2 /Si and highk/SiO 2 interfaces, respectively; ρ bulk,high−k is the bulk charge density (per unit volume) in high-k dielectric. ∆V high−k,SiO 2 and ∆V metal,high−k are the V FB shift moments due to the possible dipole at high-k/SiO 2 interface and Fermi level pinning (FLP) at metal gate/high-k interface; ε 0 , ε SiO 2 , and ε high−k express the vacuum permittivity, the relative permittivities of SiO 2 and high-k dielectric, respectively; d high−k is the physical thickness of high-k dielectric. Equation (1) for an MOS stack with metal/high-k/SiO 2 /Si structure is derived from simple extension of V FB expression for MOS stack with metal/SiO 2 /Si structure. For an MOS stack with metal/SiO 2 /Si structure, the V FB can be given as [5] V FB = φ ms − Q SiO 2 ,Si EOT
For the MOS stack with metal/high-k/SiO 2 /Si structure, the contribution of interfacial charges at high-k/SiO 2 interface to the V FB is a linear function of d high−k , and can be given as [1] [2] [3] [4] [5] 
The contribution of bulk charges in high-k dielectric to the V FB is a quadratic function of d high−k , and can be given as [1] [2] [3] [4] [5] V FB,ρ bulk,high
In addition, the contributions of metal/high-k and highk/SiO 2 interfaces to the V FB are denoted as ∆V high−k,SiO 2 and ∆V metal,high−k . Then the V FB of MOS stack with metal/highk/SiO 2 /Si structure in Eq. (1) is linear additivity of Eqs. (2)-(4), ∆V high−k,SiO 2 and ∆V metal,high−k . As a consequence, the effects of following parameters on the V FB are independent of each other: difference between vacuum workfunctions of metal gate and Si substrate, ∆V metal,high−k , bulk charges in the high-k dielectric, interfacial charges at the high-k/SiO 2 interface, ∆V high−k,SiO 2 , and interfacial charges at SiO 2 /Si interface.
Weakness of traditional model
It should be noted that the derivation of Eq. (1) is based on the following assumptions.
(i) ∆V metal,high−k is determined only by the metal/high-k interface, i.e., the band alignment of metal/high-k interface is determined by this interface itself.
(ii) ∆V high−k,SiO 2 is determined only by high-k/SiO 2 interface, i.e., the band alignment of high-k/SiO 2 interface is determined by this interface itself.
(iii) Both ∆V metal,high−k and ∆V high−k,SiO 2 are independent of the physical thickness of high-k dielectric, the interfacial charges at high-k/SiO 2 interface, the bulk charges in high-k dielectric, and the interfacial charges at SiO 2 /Si interface. In addition, there is no interaction between the metal/high-k and high-k/SiO 2 interfaces.
Several instructive results have been reported to investigate the physical origin of the ∆V high−k,SiO 2 and ∆V metal,high−k . [6] [7] [8] [9] [10] [11] [12] [13] These opinions discussed either metal/high-k interface or high-k/SiO 2 interface separately and independently, and the interaction between metal/high-k and high-k/SiO 2 interfaces was not considered. For the case of metal/high-k contact with high-k material semi-infinite, the band alignment of metal/high-k interface is determined only by this interface itself, so is the case for high-k/SiO 2 contact when high-k and SiO 2 are semi-infinite. The above assumptions are reasonable. But according to our previous work, this is not true for MOS samples with finite thickness. [14] 3. New model based on energy band alignment of entire gate stack
In this letter, a theoretical model is proposed to discuss the V FB based on energy band alignment of the entire metal/highk/SiO 2 /Si stack, i.e., the band alignment of the whole stack is established after simultaneously considering band alignments of the metal/high-k, high-k/SiO 2 and SiO 2 /Si interfaces and their interactions.
The V FB of MOS device with metal/high-k/SiO 2 /Si stack can be obtained after knowing the surface band bend of the Si substrate and the EOT of the entire gate stack. The surface band bend of Si substrate can be obtained by analyzing the band alignment of entire gate stack. The band alignment of the entire metal/high-k/SiO 2 /Si stack is built after the band alignments of the respective metal/high-k, highi-k/SiO 2 and SiO 2 /Si contacts and their interactions. High-k dielectric materials and SiO 2 can be thought as semiconductors with wide band gap. Thus, the band alignments of all these contacts are determined by the metal/semiconductor or semiconductor/semiconductor contacts interpreted by the model based on gap states. [13, [15] [16] [17] [18] [19] Band alignment for the metal (semiconductor)/semiconductor (semiconductor) contact is established when the Fermi levels are consistent after charge transfer between the metal (semiconductor) and the semiconductor (semiconductor). These charges are located in the metal, the space charge region of the semiconductor, and the interfacial gap states of the semiconductor. These charges induce voltage drop on the contact and the relative shift of the Fermi level with respect to the bulk energy band so that the Fermi levels of the metal (semiconductor) and semiconductor (semiconductor) are identical. For the metal/high-k/SiO 2 /Si structure, there are dielectric contact induced gap states (DCIGS) at the metal/high-k and high-k/SiO 2 interfaces due to the mismatch of materials. [8] The charges transfer among the metal, Si substrate, the DCIGS at the metal/high-k and high-k/SiO 2 interfaces, resulting in potential drop through the entire stack. Finally, the Fermi levels of the metal, high-k, SiO 2 , and Si substrate are consistent.
The detailed energy band diagram of a metal/highk/SiO 2 /Si stack is schematically shown in Fig. 1 . The various physical parameters are defined as follows: φ 2,L , φ 2,R , φ 4,L , φ 4,R , and φ S are the barrier heights measured from the Fermi level to the conduction band minimum on the left and right sides of high-k, the left and right sides of SiO 2 , and the Si substrate, respectively; D 2,L , D 2,R , and D 4,L are the DCIGS densities on the left and right sides of high-k dielectric, and the left side of SiO 2 , respectively; the DCIGS at the SiO 2 /Si interface are not considered because of low state densities (∼10 11 cm −2 ). Q 2,L , Q 2,R , and Q 4,L are the DCIGS charges corresponding to the left and right sides of high-k, and the left side of SiO 2 , respectively; Q 3 and Q 5 are the fixed charge densities at the high-k/SiO 2 interface and SiO 2 /Si interface; ρ is the bulk charge density in the high-k dielectric; Q S expresses the space charge density of Si substrate; ∆V 1 , ∆V 2 , ∆V 3 , ∆V 4 , and ∆V 5 are the potential drops on the gap between metal and high-k, the high-k, the gap between high-k and SiO 2 , SiO 2 , and the gap between SiO 2 and Si, respectively; ε 0 , ε 1 , ε 2 , ε 3 , ε 4 , ε 5 , and ε S are the vacuum permittivity, the relative permittivities of the gap between metal and high-k, high-k, the gap between high-k and SiO 2 , SiO 2 , the gap between SiO 2 and Si, and Si substrate, respectively; d 1 , d 2 , d 3 , d 4 , and d 5 are the physical thicknesses of the gap between metal and high-k, high-k, the gap between high-k and SiO 2 , SiO 2 , and the gap between SiO 2 and Si, respectively; φ 2,CNL and φ 4,CNL are the differences between the charge neutrality level (CNL) and the valence band maximum for the high-k and SiO 2 ; E 2,g and E 4,g are band gaps of the high-k and SiO 2 ; χ 2 , χ 4 , and χ S are the electron affinities of the high-k, SiO 2 , and Si, respectively; φ m is the vacuum work function of metal gate.
For the SiO 2 /Si interface, there is the following relation by the inspection of the energy band diagram in Fig. 1 .
The potential drops ∆V 5 can be obtained by the application of the Gauss's law and the poisson equation to various charges in the whole gate stack
Herein e is the electron charge, and ∆V 5 is defined as positive when the sum of Q 5 and Q S is positive, i.e., positive charges 
where k is the Boltzmann constant; T is the temperature in Kelvin; N 0 and P 0 are the equilibrium concentrations of the electrons and holes in the bulk of Si substrate. Φ S is the surface potential of Si substrate, and is equal to
where N i is the intrinsic carrier concentration of the Si. The Φ S is negative when the surface band is bent upward while positive when the surface band is bent downward. The Q S is with the positive sign when Φ S is negative and negative sign when Φ S is positive. For the space region of SiO 2 , the following equations can be obtained:
Similarly, for the high-k/SiO 2 interface, there are the following relations:
The DCIGS charge densities (cm −2 ) Q 4,L can be expressed as
For the space region of high-k dielectric, we can obtain
For the metal/high-k interface,
Based on equations above, it can be concluded as follows: for a given stack with several known parameters (ε 1 , ε 2 , ε 3 , 
Thus, the V FB of the metal/high-k/SiO 2 /Si stack can be discussed from the physical viewpoint of the energy band alignment of the entire stack. It should be noted that this model is significantly different from the reported literatures. In this model, the V FB of metal/high-k/SiO 2 /Si stack is analyzed considering the interactions among the metal/high-k, high-k/SiO 2 and SiO 2 /Si interfaces. The band alignments of metal/high-k, high-k/SiO 2 and SiO 2 /Si interfaces are affected by each other, i.e., the band alignment of metal/high-k interface is determined by the entire stack but not only the metal/high-k interface, so are the cases for high-k/SiO 2 and SiO 2 /Si interfaces.
Demonstration of new model
Then the proposed model is used to investigate the experimental V FB of MOS capacitors with TiN/HfO 2 /SiO 2 /Si structures. All MOS capacitors were fabricated using conventional MOS process. [14] SiO 2 of ∼ 20.5 nm in thickness was grown firstly on diluted HF-last (100) n-type Si substrate (1.14×10 15 cm −3 ) by thermal oxidation. Then thick SiO 2 was wet etched to have a terraced SiO 2 structure. HfO 2 films 117702-3 with fixed thicknesses (4.7 nm, 7.0 nm, 9.4 nm, 11.7 nm, or 14.0 nm) were deposited by physical vapor deposition (PVD) on the terraced SiO 2 structure. A 30-nm-thick TiN film and a 50-nm-thick W layer were deposited on the HfO 2 by PVD. In addition, metal gates such as Ta, W, and Ni were also deposited on 11.7-nm HfO 2 /terraced SiO 2 /Si stack. Capacitance-Voltage (C-V ) characteristic was measured at a frequency of 1 MHz. EOT and V FB were extracted from the C-V fitting with quantum effect correction by QMCV model. For an MOS capacitor with metal/high-k/terraced SiO 2 /Si structure, the V FB -EOT plot is linear. Herein a physical parameter named delta intercept is introduced, and it is defined to be the difference between the intercept of the V FB -EOT plot for the MOS capacitors with metal/high-k/terraced SiO 2 /Si structure and that with metal/terraced SiO 2 /Si structure, i.e., MOS capacitors with and without high-k dielectric. Positive delta intercept means positive V FB shift of metal/highk/SiO 2 /Si stack compared with metal/SiO 2 /Si stack. Figure 2 shows the experimental results of the delta intercept versus HfO 2 thickness. The slopes of the experimental V FB -EOT plots of TiN/HfO 2 /terraced SiO 2 /Si stack for different HfO 2 thicknesses are nearly identical (−0.011 to −0.025), which are not shown here. Also shown in Fig. 2 are the theoretical calculation results based on the proposed model. The values of parameters used in the calculation are described as follows: d 1 , d 3 , and d 5 are all assumed to be 0.3 nm. [15] E 2,g and E 4,g are 6.0 and 8.9 eV, respectively. [19] χ 2 , χ 4 , and χ S are 2.5, 0.9, and 4.05 eV, respectively. [19] ε 1 , ε 3 , and ε 5 are defined based on the method proposed by Louie et al. [15] to be 4.5, 3.2, and 2.9, respectively. ε 4 and ε S are 3.9 and 11.9, respectively. ε 2 is experimentally extracted to be 18. Based on the proposed model and fitting the experimental results, φ m is calculated to be 4.78 eV for TiN metal gate. D 2,L and D 2,R are both 7.50×10 12 eV −1 ·cm −2 , and D 4,L is 1.65×10 12 eV −1 ·cm −2 . The φ 2,CNL and φ 4,CNL are obtained to be 2.3 and 4 eV, respectively. Q 3 , Q 5 , and ρ are estimated to be −3×10 12 cm −2 , 2.5×10 11 cm −2 and 2×10 19 cm −3 , respectively. It can be seen from Fig. 2 that the theoretical calculations are in good agreement with the experimental results.
Then the origin of positive V FB shift for the MOS capacitor with TiN/HfO 2 /SiO 2 /Si structure shown in Fig. 2 is analyzed based on the proposed theoretical model. Figure 2 also shows the delta intercepts for three cases. The first case is considering the charges at the HfO 2 /SiO 2 interface, the bulk charges in the HfO 2 In addition, the physical origin of the FLP phenomenon [9, 21] is demonstrated by this model. When considering the charges at the HfO 2 /SiO 2 interface, the bulk charges in the HfO 2 and the DCIGS at the TiN/HfO 2 and HfO 2 /SiO 2 interfaces, using the values of the physical parameters above, the V FB of the metal/HfO 2 /SiO 2 /Si stack is calculated for different metal and the same HfO 2 and SiO 2 as shown in Fig. 3 . The slope of the V FB verses the vacuum workfunction φ m is 0.45 which is less than 1. These clarify that the FLP is present. For the case only considering the charges at the HfO 2 /SiO 2 interface and in the HfO 2 , the slope of the V FB verses φ m is 1 as shown in Fig. 3 , which indicates that no FLP appears. For the case only considering the DCIGS at the metal/HfO 2 and HfO 2 /SiO 2 interfaces, however, the slope is found to be 0.45. These furthermore clarify that the FLP is also attributed to the DCIGS at the metal/HfO 2 and HfO 2 /SiO 2 interfaces. Then the intercept of V FB -EOT plot of the metal/11.7 nm HfO 2 /terraced SiO 2 /Si stack is calculated for different metals is shown in Fig. 4 . The slope of the intercept versus the vacuum workfunction is 0.457 which is less than unit. Furthermore, the experimental results are also shown in Fig. 4 . Considering the experimental error, the theoretically calculated data based on this model are in good agreement with the experimental results, which further confirms the feasibility of our model. 
Conclusion
In conclusion, a theoretical model is proposed to demonstrate the V FB of MOS stack with metal/high-k/SiO 2 /Si stack based on the energy band alignment of the entire gate stack. The band alignments of the metal/high-k, high-k/SiO 2 , and SiO 2 /Si contacts are all simultaneously considered to establish the band alignment of the whole gate stack. The experimental positive V FB shift of the TiN/HfO 2 /SiO 2 /Si stack and the FLP are successfully interpreted and attributed to the DCIGS at the TiN/HfO 2 and HfO 2 /SiO 2 interfaces. The experimental data for the TiN/HfO 2 /SiO 2 /Si structure are well consistent with the theoretical calculation results based on this model, which further confirms the feasibility of the proposed model.
